ABSTRACT
INTRODUCTION
Three dimensional integration of circuit is a developing technology which is gaining importance day by day. Various experiments have been done with homogeneous architecture with DRAM to increase the memory capacity. To improve performance by reducing the wire length, separating memory and processor and arranging them in different layers is a preferred design scenario. We have done experiments with heterogeneous structure involving processors and memory units to analyze the hotspot temperature by powering the devices in different ways. In our experiments we used epoxy based resin as the thermal interface material. The thickness and conductivity of TIM was varied to study the effect on hotspot temperature. Conductivity of TIM can be varied by doping with copper. The simulator used is Hotspot an efficient tool that is widely used for thermal analysis.
PROBLEM FORMULATION
A three layered heterogeneous structure with eight processor in the bottom layer and four memory units in the topmost layer was taken. An intermediate layer of thermal interface material was placed in between these layers. The memory was L2 cache that consumed a power of 1.3W and the processor consumed a power of 50.9W. The floorplans of the processor and memory layers are as shown in fig.1 . The crossbar and cb are bare Silicon areas reserved for introducing through Silicon vias (TSVs). M1, M2, M3 and M4 represent the memory units .The eight processors are represented by P1, P2, P3, P4, P5, P6, P7 and P8. 
TWO DIMENSIONAL SIMULATIONS & ANALYSIS
The 2D analysis of these layers was done separately to find hotspot temperature. The profiles obtained is shown in fig.2 . The profile in the left was obtained while analyzing the processor layer alone and the one in the right was obtained by analyzing the memory layer alone. The hotspot was developed P2, P3, P6 & P7 of the processor layer and all the memory units in the memory layer. The hotspot temperature in the processor layer was 396.13K and in the memory layer was 319K. The temperature generated by processors is very high when compared to memory layer.
THREE DIMENSIONAL SIMULATIONS & ANALYSIS
A 3D structure was formed with three layers. The bottom layer (layer 1) was the processor layer and the top layer (layer 3) was the memory layer. The intermediate layer (layer 2) was TIM. A total of five simulations were carried out. In the first simulation only processor layer was powered. No power supply connection was given to memory layer. This simulation was done to study the affect of processors alone on hotspot temperature. However, in real case a processor cannot work without powering on the cache memory. Only memory layer was powered in the second simulation. Both the layers were simultaneously powered in the third simulation. In the fourth simulation, the memory layer was powered and only four processors at the corners i.e. P1, P4, P5 & P8 in the bottom layer were powered. Finally, in the fifth simulation, the memory layer was powered and four processors -P2, P3, P6 & P7 in the bottom layer were powered. The peak temperature developed in each of the units in five simulations is shown in tables below. The first and third rows show the unit names (U) and the second and fourth rows show the temperature (T) developed in each of the units in kelvin. The crossbar in the processor layer is represented by Cb1. In all these simulations TIM thickness was 2x10 -5 m. The hotspot temperature remained as 319K in the 2D memory experiment and in the 3D experiment with only memory layer powered. But in the case of 3D experiment with only processor layer powered there was a rise of 2.38K when compared to 2D case. When both the layers were powered the hotspot temperature again rose by 0.79K. Simulations 4 & 5 had different hotspot temperature values although both the simulations had four powered processors.
SIMULATIONS WITH VARYING TIM THICKNESS
In modern 3D technology, wafers are thinned for 3D stacking and this can cause easy damage of the device. Here with this simulation instead of decreasing wafer thickness, we varied TIM thickness to study its affect on hotspot temperature. Three simulations were carried out by varying TIM thickness. In all the simulations both the layers were powered. The thickness of the interface is 2x10 -5 m by default in Hotspot. This value was changed by modifying the layer configuration file. With the default thickness the peak temperature values obtained in each of the units is shown in table 3. Next, the thickness of TIM is increased 10 times the default value. Now the interface layer thickness is 2x10 -4 m .The temperature values obtained in this case is as shown in the table 6. The plot with epoxy thickness (m) in x-axis & hotspot temperature (K) in y-axis is shown in fig.3 . 
SIMULATIONS WITH VARYING TIM CONDUCTIVITY
TIM conductivity was varied in different simulations by copper doping. TIM used was epoxy based resin which is a dielectric material with a resistivity of 0.25mK/W.With this value the result obtained is shown in table 3. The copper was introduced uniformly throughout the epoxy based resin in varying amounts in different simulation experiments. Three simulations were carried out. In the first simulation, the TIM resistivity was made 0.125mK/W i.e. reduced to half the value of pure TIM. In the next one, this value was reduced to 0.0625mK/W. TIM resistivity was 0.1875mK/W in the third and final simulation. The hotspot temperature obtained is shown in the following tables. From fig.4 hotspot temperature increases linearly with increase in TIM resistivity. As conductivity is the reciprocal of resistivity, the hotspot temperature decreases with increase in TIM conductivity.
CONCLUSION & FUTURE WORK
Always the bottom layers developed higher temperatures. From the first set of simulations the processor layer contributed much to rise in hotspot temperature than the memory layer. Varying the TIM thickness is a provision to transfer this temperature to upper layers and finally to heat sink and spreader. As the epoxy thickness increases there is an exponential increase in hotspot temperature. But when the thickness is reduced below certain point (2µm) the temperature value remains almost constant. So there is no use of decreasing epoxy thickness beyond a value to reduce peak temperature. When TIM resistivity increases, hotspot temperature increases linearily.TIM resistivity can be reduced by doping with copper to minimize the hotspot temperature. Our next step is to introduce Through Silicon Vias (TSVs) in the crossbar region for thermal optimization. TTSV (Thermal Through Silicon Vias) will also be introduced and studied.
